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FOREWORD
This report describes work performed by Lockheed Missi_ s & Space Company
during the period between i July 1965 and 28 February 1966 under Phase V
of Contract NAS 8-1150 entitled "Advanced Telemetry System with Adaptive
Capability," for the George C. Marshall Space Flight Center, National Aero-
nautics and Space Administration, Huntsville, Alabama.
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Section i
_Y
The purpose of the study discussed in this report was to investigate design
techniques for implementing specific compression algorithms. The work re-
ported here is an extension of prior studies, References 4 and 14. Specifi-
cally, the goals of this investigation were :
i) To make a complete paper design of the "high
speed" logic section of a ZVA/FVA Hybrid Data
Compressor.
2) To evaluate the design and construct breadboards
and test.
S) To investigate integrated circuit logic families
for use in the low speed logic section of the
ZVA/FVA Hybrid Da_ Compressor.
4) To investigate methods of implementing the re-
ference memory with a storage capacity to meet
the requirements of the Hybrid ZVA/FVA Data
Compressor.
Much of the logic required to implement a Hybrid ZVA/FVA Data Compressor
has been proven in the design of the ZKN Telemetry Data Compressor, Reference
15. In this study only the logic which had not previously been implemented
was breadboarded. Because this add/tional logic operates at a faster clock
rate, it is referred to in this report as the "high speed" logic section°
The breadboarded hybrid ZVA/FVA data compressor, hereafter referred to as the
breadboard, successfully performed both the FVA and ZVA algorithms over high
and low temperature extremes. Fairchild Diode Transistor Micrologic was used
to perform the logic functions in the breadboard. These integrated circuits
performed as specified by Fairchild and are recommended for use in future
l-1
flight units. Also, to evaluate alternate source possibilities, circuits
manufactured by both Philco and Stewart Warner were used in the breadboard.
While modules from Philco and Stewart Warner were not used as extensively as
the ones manufactured by Fairchild, they also operated as specified and there
was no interface problem between modulesmanufactured by the three companies.
The breadboard has a single channel capability to accept parallel inputs fro_
an input signal simulator, perform either an FVAor ZVAalgorithm implementa-
tion, and provide parallel outputs to a buffer memory° However, the breadboard
does not include a buffer memory, and the outputs go instead to output moni-
toring circuitry. The breadboard data compressor, the input signal simulator
and the output momitoring circuitry are all mounted in an aluminum carrying
o_e.
A complete hybrid data compressor including reference and buffer memories and
all associated logic would require approximately 650 logic modules° Over half
the modules would be required to operate at a maximum clock rate of 288 KC,
with the remainder operating with a cloc_ rate of 2.8 MC. The Fairchild Diode
Transistor Logic could be used in both the high speed area (2°8 MC) and the
low speed area (288 K_)° However, a survey was made of the integrated circuits
available to determine if a logic line compatible with the Fairchild DT_L line
was available which could perform the low speed functions, but would require
much less power. A Fairchild low power DTL family was selected, because it
consumes significantly less power than other logic families.
The reference memory in the hybrid data compressor is required to have a mini®
mum of 37 bits of DRO storage and 6 bits of NDRO storage per data source° The
buffer memory requirements are identical to the buffer memory in the ZFN Tele®
merry Data Compressor.
Methods were investigated for implementing a reference memory with a storage
capacity to meet the requirements of the Hybrid ZVA/FVA Data Compressor°
1-2
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Preliminary evaluation wms made of a new memory organization, capable of
meeting the increased storage capacity requirement. This new organization
appears to be more flexible and more economical than previous organizations
of memories with both DRO and h_DRO storag_ capability. Results of the pre-
liminary evaluation indicated that this new organization should be practical.
Another part of the reference memory investigation was a study of possible
improvements by use of integrated circuits for circuit functions within the
memory. It was determined that at least three available integrated circuit
sense amplifiers have suitable thresholding characteristics. However,
unless power can be removed from these circuits for a large part of the time,
their power dissipation _ill be too high (125 to 200 milliwatts per circuit
with approximately 60 circuits required per system).
Recommendations are detailed in section 7-
i-3
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Section 2
BASIC ALGORITHM RULES
The rules implemented in the breadboard are discussed in this section.
2. i ZVA Rules
The basic rules for the Zero Order, Variable Corridor, Artificial Preceding
Sample Transmitted (ZVA) algorithm are listed below. These rules are direct
excerpts from Chapter II of Reference 1.
Basic rules for ZVA redundancy removal:
au "The occurrence of a nom-redundaut sample requires that
a new corridor be established. This is accomplished by
drawing lines of zero slope through the end points of
the tolerance range placed around the non-redundant
sample.
be "The requirement for a subsequent sample to be redundant
and thus discarded is that one end of the tolerance
range placed about the sample fall within the corridor°
Note that the sample itself is not required to be
within the corridor. Each redundant sample modifies
the corridor extended to the next sample in the follow-
ing way. The new corridor consists of that part of the
previous corridor which is overlapped by the tolerance
range placed about the redundant sample.
Ce "If the tolerance range placed about a sample does not
overlap the corridor, the sample is non-redundant, but
is not transmitted. Rather, the midpoint of the corridor
used to analyze this sample, actually the predicted value
2-1
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Co Continued
of the sample, is transmitted for the preceding sample.
Hence, the transmitted sample is not a real-data sample
but an artificial sample."
A pictorial example of the application of these rules is shown in Fig. 2-1o
These basic ZVA rules are modified in accordancewithparagraphs 2°2°6, 2°2°7
and 2°2°8 of Reference 3-
2.2 FVA Rules
The basic rules for the First Order, Variable Corridor, Artificial Preceding
Sample Transmitted (FVA) algorithm are llstedbelowandare direct excerpts
fr_n Chapter II of Reference l° Two modiflcatioms of these rules are made in
the breadboard. These modlficatlonsare discussed following the basic rules°
2.2.1 Basic Rules for FVA Redundancy Removal:
ao "The occurrence of a non-redundant sample requires that
a new corridor be established° This is accomplished by
placing a tolerance range around the non-redundant sample
and drawing two straight lines. The first passes through
the artificial preceding sample, which is transmitted,
and the upper end of the tolerance range; the second
IX_sses through the sample and the lower end of the
tolerance range.
b_ "The requirement for a subsequent sample to be redundant
and discarded is that o_e end of the tolerance range
placed around the sample fall within the corridor° Note
that the sample itself is not required to be within the
corridor. Each redundant sample modifies the corridor
extended to the next sample in the following way. If
2-2
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one of the boundary lines of the corridor does not
pass through the tolerance range placed around the
redundant sample, a new boundary is established which
passes through the nearest end point of the tolerance
range.
Ce "If the tolerance range placed about a sample does
not overlap the corridor, the ssmple is non-redundant
but is not transmitted. Rather an artificial value
for the preceding sample is transmitted, which is simply
the predicted value for the previous sample° This
value is the midpoint of the corridor at the time cor-
responding to the previous sample, where the corridor
is the oue used for analysis of the noa-redundant
sample."
A pictorial example of the application of these FVA rules is shown in Fig°
2-2° These basic FVA rules are modified in accordance with paragraphs 2°2°6,
2°2.7 and 2.2.8 of Reference 3-
2°2°2 Modificatic_ of Basic FVA Rules Using Approximate Division
The impl_mantati_ of any first order compression algorithm requires a capa-
bility for divisiou. To perform the required division (division by an
arbitrary positive whole number) requires a significantly large number of
logic modules. A modified first order compression algorithm, which does not
require full division for its implementation, has been developed under the
LMSC Independent Development Program° This implementation requires many
fewer logic modules than are required to impl2ment the first order algorithm
with full division° The simulated modified compression algorithm replaces
each full division in the original compression algorithm with a division by
the (logarithmically) nearest integral power of two° The advantage of this
2-3
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modified algorithm lies in the fact that binary arithmetic division by integral
powers of two may be accomplished by simple shifting operations, thus reducing
by a considerable amount the total number of logic modules and the time re-
quired for division.
Because this modified first order algorithm is c_ly an approximation of the
first order algorithm using full division, one might expect its performance
to be less efficient in comparison to the first order algorithm using full
division °
Several runs on real telemetry data were made, (in the LMSC Independent Develop-
ment Program) using the I_4 7094 to simulate both the modified and full com-
pression algorithms° Two points were readily apparent from these runs° First,
both modified and full c_npression algorithms, on a given run on the same data,
produce almost identical numbers of output points; i oeo, almost identical word
compression ratios° (These output points are not produced at identical sample
times by the two compression algorithms° ) Second, the peak error criterion
must be discarded when using the modified algorithm° However, the rms error
incurred using the modified algorithm is only slightly greater than that in-
curred using full division algorithms°
In summary, the performance of the approximate algorithm seems to be comparable
with the full divide algorithm in every respect, except for the peak error
criterion° The peak error criterion was exceeded in so few instances that the
reconstructed data resulting from the modified al@orlthms is as "acceptable"
as that from the full algorithms°
The modified division routine was incorporated into the breadboard° However,
there are four ways in which the modified division incorporated in the bread-
board differs from the modified division used in the computer runs° First,
in the breadboard the nearest power of two was used for division, while in
the computer runs the nearest power of two (logarithmically) was used. The
table below illustrates the differences.
2-4
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Computer Run
n n Rounded Off to
Breadboard
n n Rounded Off to
2 2 2 2
3 "---5 .. 4 3_5 4
6"---_ii " 8 6-_ll 8
12 ---_ 22 16 12-_23" 16
23 _ 45 32 2_-_47 * 32
46 --"_ 63 64 48_,.- 63 6h-
Different from the computer run
Second, the breadboard does not have capability to carry decimal fractions,
while in the computer runs, fractions were used in the computations. Third,
the maximum run length in the breadboard was limited to 63, while the run
length was unlimited in the computer. However, the breadboard can be expanded
to incorporate longer run lengths. Fourth, the FVA algorithm was not used in
the computer studies. The algorithm used in the computer studies was a First
Order Interpolator with a Disjoined Line Segment (FOIDIS)o A description of
this algorithm can be found in Reference 2o
While the effects of the above modifications on the system performance have
not been completely determined, it is believed that their effect on the system
performance is minor° To verify this belief, either computer runs in which
the breadboard is simulated or the use of the breadboard to compress actual
telemetry data would be very beneficial in analyzing system performance°
2.2.3 Modification of Basic FVA Rules by Limiting the Range of the Corridor
Boundaries
To completely follow the basic FVA rules in implementing the FVA algorithm,
the calculation of the corridor boundaries requires provisions in the reference
memory for storing negative numbers and for storing positive numbers up to
twice full scale° If these provisions are not made or deviations from the FVA
2-5
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rules are not made, errors as great as one-half scale may occur. These errors
would occur when both the computed limits of the corridor either exceed full
scale or are negative. In the breadboard when both the computed limits of the
corridor either exceed full scale or are negative, a data point is inserted in
the buffer which is not computed according to the basic FVA rules° There are
two different situations which may occur, and they are described below:
Io If a data point has just been inserted in the buffer
and both of the new corridor boundaries are either
negative or greater than full scale, the previous
actual data point is inserted in the buffer. In
this special case the breadboard implements the First
Order, Variable Corridor, Preceding Sample Transmitted
(FVP) algorithm. This algorithm was described in
LMSC 8-39-65-1, Paferenee 14.
o If a data point has not just been inserted in the buffer
(run length of 2 or greater) and both of the corridor
boundaries are either negative or greater than full
scale, the previous lower corridor boundarj is inserted
in the buffer. Note that this point is an artificial
point which is not computed according to the FVA rules°
These deviations from the FVA rules were taken because they result in signifi-
cant hardware savings in meeting special situations in data behavior and cause
no increase in the peak error criterion@ These deviations may cause a decrease
in word compression ratio; however, this decrease should be very slight.
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Section 3
ZVA/F_A HYBRID IIATA COMPRESSOR DESCRIPTIONS
_e hybrid data compressor may be divided into three hardware sections:
I) The buffer and reference memories and associated
circuitry.
2) The "high speed" logic section. This section con-
sists of the logic which operates off the 2.8 MC
clock and is shown in the flow diagram, Fig° 3-i,
and the block diagram, Fig. 3-2.
3) The "low speed" logic section. This section con-
sists of the logic which operates at a m_xim_m
clock rate of 288 EC and c0nsists of hardware areas
that have been implemented in the ZFN Telemetry
Data Compressor.
The breadboard consists only of the "high speed" logic section and a _nall
portion of the "low speed" logic section°
3oi Buffer Memory Requirements
The buffer memory required by the hybrid data compressor is identical to the
one used in the existing ZFN Data Compressor, developed by LMSC for MSFCo A
functional description of the required buffer memory may be found in Reference
3o When operating the breadboard, feedback from the buffer memory to the
breadboard is simulated by the test panel. Also, inputs to the buffer memory
from the breadboard go instead to the test panel.
3-1
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3.2 Reference Memory Requirements
The reference memory required by the hybrid data compressor is similar to the
one used in the existing ZFN Data Compressor and described in Reference 3-
However, 43 bits of storage per data source are required in the hybrid data
compressor, compared with only 16 bits in the ZFN system. The reference memory
requirements for the implementation of the FVA algorithm are discussed below@
Between data samples the reference memory must contain the last transmitted
value, the upper and lower boundary of the corridor and the length of the cor-
ridor (or information with which to calculate these values). A rather straight-
forward approach is used in the proposed reference memory. The initial point
of the corridor (Yo), the upper boundary of the corridor (Y_), the lower boundary
of the corridor (Yn) and the number of samples (n) since the last transmitted
value would be stored directly in the reference memory°
The reference memory should contain 37 bits of DRO storage and 6 bits of NDRO
storage per data source° Assignments of the bits are shown below.
n
Y
O
y'
n
y,w
n
R° So
Number of Samples 6 DRO
Initial point of the corridor I0 DRO
Upper Corridor Boundary i0 DRO
Lower Corridor Boundary l0 DRO
Redundant Sample Tag 1 DRO
TOTAL DRO BITS 37
K
Ao S.
P
Tolerance Value
Algorithm Selection
Priority Tag
Reference memory program bit
NDRO BITS
T0_tL REFERENCE MEMORY BITS
3 NDRO
i NDRO
INDRO
i NDRO
6
3-2
The Y and n reference memory locstioas are not used when the ZVA algorithm
o
is being implemented°
When operating the breadboard the reference memory is simulated by either the
test panel or the temporary storage registers in the breadboard, depending
on the mode of the simulated input (static or dyns_Ic). In the discussion of
the flow diagram that follows, it is assumed that a complete hybrid data com-
pressor (including buffer and reference memories, and the "low speed" logic
section, as well as the "high speed" logic section) is present. Differences
between the breadboard and a complete system are pointed out during the dis-
cussion.
S-S Discussion of Flow Diagram
In the flow diagram, Fig. S-l, the numbers at the corners of each block repre-
sent the logic sequence of the operation indicated in the block_ During logic
step l, the new data value is inserted in register Yn and the reference memory
is read, with the information contained in the reference memory being trans-
ferred to the corresponding registers; i.e.,
Y' is transferred to register Y'
n n
Y" is transferred to register Y"
n n
Y is transferred to register Y
O O
n is transferred to counter n
K is transferred to register K
P is transferred to the P flip flop
R. S@ is transferred to the R o S. flip flop
A.S. is transferred to the A0 So flip flop
In the breadboard the K and P outputs of the reference memory are simulated
by the test panel. The A. S. flip flop is also simulated by the test panel.
Provisions for the reference memory program bit and the redundant sample tag
are not included in the breadboard. When the test panel is programmed for a
S-S
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static input, the Y_, Y"n and Yo outputs of the reference memory are simulated
by the test panel and the n output of the reference memory is forced to equal
' " and2. When the test panel is progrsmmed for dynamic inputs, the Yn' Yn' Yo
n outputs of the reference memory are stored in the corresponding temporary
storage registers. These registers are not reset during logic step 16; therefore
the proper information is retained in the registers.
During logic step 2, the algorithm selection flip flop is ez_mined and it is
determined _hether the data sample will be processed by the FVA or the ZVA
algorithm.
3 -3 -1 FVA Implementation
When the algorithm selection flip flop is in the I_FA state, the following will
occur. During logic step 2, registers Y' and I_' are examined to see if Y' and
n n n
Y" both equal all l's (fUll scale) or if both Y' and Y_' equal all zeros. If
n n n
neither condition exists, a count of one is added to the n counter; if the n
counter then contains a count of 63, the sequence jumps to logic step 73 . If
not, the buffer queue length is examined, and if the queue length is near zero,
the sequence jumps to logic step 73 . If the buffer queue length was not near
zero, the buffer fUllness information and the priority flip flop are examined
to determine if the data sample should be rejected because of buffer fullness.
(When the buffer queue length exceeds the programmed level, no data points
from low priority channels are allowed to be inserted in the buffer. ) If the
sample was not rejected, the tolerance value K is adjusted (depending on the
buffer queue length) and the adjusted tolerance is inserted in register C.
(The tolerance values are increased when buffer queue length exceeds certain
programmed levels. ) Also during logic step 2, the redundant sample flip flo_
is examined along _ith the buffer queue length. If the R S. flip flop is a
1 and the buffer queue length is less than a programmed level, an artificial
sample is inserted in the buffer. If the sample was not rejected because the
buffer queue length was excessive or was not accepted because of the redundant
sample process, the normal computation process is followed, starting with
logic step 3-
3_
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The redundant sample logic is not included in the breadboard; therefore, the
above decision process does not take place. Also, only two levels of buffer
fullness are programmable.
During logic step 3 the information in register Y (data sample) is added
n
to the information in register C (adjusted tolerance) and the result is stored
in register A. If the result is greater than full scale, register A is set
equal to full scale. During logic step _ the information in register C (ad-
Justed tolerance) is subtracted from the information in register Y (data
n
sample) and the result is stored in register B. If the result is negative,
register B is set equal to zero. During logic steps 5 and 6 the test is made
to determine whether or not any point within the tolerance range placed around
the data sample, Yn" falls within the established corridor, (i.e., in between
Y'n and Y_). If the tolerance range placed around the data sample does not
overlap the corridor, the sample is non-redundant and the next logic step is
73 -
When logic step 7_ is reached, the decision to calculate an artificial sample
and insert the artificial sample in the buffer memory has been made. For a
data sample processed by the FVA algorithm the decision to calculate an arti-
ficial sample could have been made for one of the following reasons _
The information in the n counter was equal to 63.
(logic step 2)
o Redundant Sample logic (logic step 2).
@ Buffer empty (logic step 2).
to No point within the tolerance range placed around
the data sample fell within the established cor-
ridor (logic step 5 or 6).
3-5
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If an artificial sample is to be inserted in the buffer, path 73 through 143
is followed° During logic step 73 the midpoint of the corridor is calcnSated
and stored in register A o In the breadboard, decimal fractions are not re-
tained° Therefore, if A was calculated to have a coefficient of I in the 2-1
location, the 2-1 term is simply dropped° During logic steps 83, 93 and lO S
the artificial data value for the preceding sample is calculated and stored in
register B o Also, during logic step 83 register C is set equal to K, and
during logic step l03 the n counter is set equal to zero°
During logic step ll 3 the artificial data value (contents of register B) is
inserted in the buffer for transmission, the calculation of the new upper
corridor boundary is started and the n counter is advanced to l o During logic
step 123 the calculation of the new upper corridor boundary is completed and
stored in register Y'o If the information in Y' is greater than full scale,
n n
register Y' is set equal to full scale; if the information in register Y' is
n n
negative, register Y'n is set equal to zero_ During logic steps 133 and 143
the lower corridor boundary is calculated and stored in register Y"o If the
n
lower corridor boundary is greater than full scale, register Y" is set equal
n
to full scale; if the lower corridor boundary is negative_ register Y" is set
n
equal to zero° During logic step 143 the artificial data value which was put
in the buffer during ll 3 (the new initial point of the corridor) is inserted
in register Y o
o
If the upper corridor boundary is zero or the lower corridor boundary is full
scale, a special situation exists° If this situation occurs, an accurate
artificial sample cannot be calculated, nor can an accurate determination of
redundancy be made at the next sample time° To relieve this problem a devia-
tion is made from the basic rules for the FVA algorithm° At the next sample
time the preceding data sample is transmitted° Ordinarily the preceding sample
has not been stored in the reference memory and therefore is not available for
transmission at the next sample time° However, when this special situation
exists, Yn' instead of the contents of register Yo, is inserted in the reference
memory location Yo o Thus during logic step 15, Yn' Yn' Yn and n are written
3-6
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in the reference memory, with Y being written in the Y location° If the
n o
new upper corridor boundary did not equal zero or the new lower corridor
boundary did not equal full scale, Y_, Yn' Yo and n are written in the reference
memory during logic step 15. During logic step 16 all registers and cantrol
flip flops are set equal to zero. In the breadboard, when the input is dynamic,
registers Y_, Yn' Yo and the n counter are not set equal to zero°
If during logic steps 5 and 6 it was found that the tolerance range placed
around the data sample fell within the established corridor, the data sample
(Yn) is considered redundant and the corridor must be extended to sample time
n + lo During logic step 7 the need to modify the upper boundary of the cor-
ridor is determined. If it does need to be modified, this is done and the
upper boundary extended during logic steps 81, 91 and lOl° If the upper cor-
ridor boundary does not need to be modified, it is extended during logic steps
8, 9 and i0o If the upper corridor boundary was calculated to be greater than
full scale, register Y' is set equal to full scale; if the upper corridor
n
boundary was negative, register Y' is set equal to zero° Also during logic
n
steps i0 and i01 _'n is inserted in register Yno
During logic step ii the need to modify the lower corridor boundary is deter-
mined° If it does need to be modified, this is done and the lower boundary
extended during logic steps 12, 13 and 14° If the corridor boundary does not
need modification, it is merely extended during logic steps l_, 131 and 141o
If the lower corridor boundary was calculated to be greater than full scale,
register Y" is set equal to full scale; if the lower corridor boundary was
n
negative, register Y" is set equal to zero.
n
If the lower corridor boundary is equal to full scale or the upper corridor
boundary is equal to zero, an accurate artificial sample cannot be calculated,
nor can an accurate determination of redundancy be made at the next sample
y-time° In this case the contents of register Y (i.eo, was placed in Y
n n n
during logic step 10) are inserted in the reference memory in the Yo location
during logic step 151o
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If during logic step 2 the data sample was rejected because of priority, the
next operation occurs at logic step 82: During logic steps 82, 92 and 10 2 the
upper corridor boundary is extended to sample number n + io This sequence is
identical to the sequence followed by logic steps 8, 9 and i0: Also, during
logic step 102, the information in register Y"n is placed in register Yn °
During logic steps 122, 132 and 142 the lower corridor boundary is extended to
ssmple number n + I. This sequence is identical to the sequence followed by
logic steps 121, 131 and 141:
Following logic step 141, if the lower corridor boundary is equal to full
scale or the upper corridor boundary is equal to zero, an accurate artificial
sample cannot be calculated, nor can an accurate determinstion of redundancy
be made at the next sample time. In this case the contents of register Y
n
(ioeo_ the lower corridor boundary was placed in Yn during logic step 102) are
inserted in the reference memory in the Yo location during logic step 151o
If the information in register Yn was inserted in the Yo memory location, this
fact is detected during logic step 2 (the next time data from this channel is
processed) by checking register Y" for all ones and register Y' for all zeros°
n n
(These are the conditions necessary for the information in register Yn to be
inserted in the Y memory location in the first place. ) If the above condition
o
exists during logic step 2, the logic sequence jumps to logic step 106o During
logic step 106 the contents of register Yo are inserted in register B o Path 113
through 143 is then followed.
A+B
Equations in the format of T + c = D appear several times in the flow diagram --
specifically in paths 8 through 10, 81 through 101, 82 through 102, 83 through
103, 12 through 14, l_ through 141 and 122 through 142o A more detailed flow
diagram of this implementation is shown in Fig° 3-3- A, B, C and D are 10-bit
natural binary numbers, and N = _ where M is I, 2, 3, 4, 5 or 6°
A modified form of 2's complement arithmetic is used in this sequence°
first step is to subtract A-B; the result may be positive or negative°
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is positive, the result is in natural binary format° Next the result, E, is
divided by N, with 2° being the least significant bit retained° C is then
A-B
added to -_-o Since both C and A-B are positive, the result, G, must also be
positive, and it is possible for the result to be greater than full scale,
210-1o However, in the bres_oard D is limited to a maximum figure of "^2lU-lo
If G is greater than 210-1, this is detected by examining the carry fllp flop,
and D is set to full scale, 210-1. If G is less than full scale, D=Go
If the result of the first step is negative, the result, E, is in 2's complement
format° E is then divided by N and the result, F, is in 2's complement format°
2° is the least significant bit of F o Next C is added to F. Since F is nega-
tive and C is positive, the result, G, may be either positive or negative.
If G is negative, this fact is detected by examining the borrow flip flop
(same physical flip flop as the carry flip flop), and D is set equal to zero°
If G is positive_ D=Go
3°3°2 ZVA Implementation
All of the possible flow paths that could be followed in implementing the FVA
slgorithm were discuased above° The Y and n reference memory locations are
O
not used when the ZVA algorithm is being implemented° Logic step 1 is the same
for the ZVA implementation as described for the FVA implementation° When the
algorithm selectlcm flip flop is in the ZVA state, the following will occur°
Logic step 2 is the same as for the FVA implementation except for the follow-
ing:
l)
2)
The test for Y' equal to zero and Y" equal to
n n
full scale is not made o
The test for n equal to 63 is not made°
If the data sample is rejected for buffer fullness, the logic sequence jumps
to logic step 15o If not, during logic steps 3 through 6 the data sample is
examined for redundancy° These steps are identical to the ones for the FVA
implementation°
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When logic step 73 occurs, the decision to calculate an artificial data point
and insert the artificial data point in the buffer has been reached° For a
data sample processed by the ZVA algorithm the decision to calculate an arti-
ficial data point could have been made for one of the following reasons:
i)
2)
3)
Redundant Sample logic
(logic step 2)°
Buffer empty (logic step 2)°
No point within the tolerance
range placed around the data
sample fell within the estab-
lished corridor (logic step
5 or 6).
If an artificial data point is to be inserted in the buffer, the artificial
data point is calculated and stored in register A during logic step 73° For
the ZVA implementation the artificial data point is simply the mid-point of
the corridor° During logic step l04 the value of the artificial data point
is inserted in register B, and then during logic step ll 3 the artificial data
point is written in the buffer memory°
During logic step 124 the new upper corridor boundary is calculated, and during
logic step 14_ the new lower corridor boundary is calculated° During logic
step 15 Y' and Y" are written in the reference memory° Note that memory loca-
n n
tioms Y and n are not used for the ZVA implementation° During logic step 16
o
all registers and decision flip flops are cleared to zero° In the breadboard,
when the input is dynamic, registers Y' and Y'_ are not set equal to zero°
n n
If, during logic steps 5 and 6, it was found that the tolerance range placed
around the data sample fell within the established corridor, the data sample
Yn' is considered redundant and the next step is logic step 7- During logic
step 7 the need to modify the upper corridor boundary is determined° If the
upper boundary needs to be modified, it is modified during logic step l05 .
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During logic step ii the need to modify the lower corridor boundary is deter_
mined° If the lower boundary needs to be modified, it is modified during logic
step 145o
_he above discussion has covered all possible flow paths in the ZVA implemen_
tation o
3°4 "High Speed" Logic Section
Fairchild Diode Transistor Micrologic (_) _s used in implementing the "high
speed" logic section° Reasons for using this logic family are given in Refer-
ance 4o The January 1966 issue of the magazine Electronic Products lists the
following eight companies as second sources for the Fairchild DT_L line:
General Micro-Electronics, ITr Semiconductor, Motorola, National Semiconductor,
Philco, Signetics, Stewart-Warner, and Texas Instruments, Incorporated° The
majority of the modules used in the breadboard were produced by Fairchild°
H_.rever, a small sampling of Philco and Stewart Warner modules were intermingled
with the Fairchild units°
3o4 oi High Speed Logic Modules
The following types of circuits were used:
930 --
932 --
933 --
91_5 --
948®-
Dual Four-Input Gate
Dual Four-Input Buffer
Dual Four-Input Extender
Clocked Flip Flop
Quad Two-Input Gate
Clocked Flip Flop
Complete information and specifications for these modules can be found in the
Fairchild data sheets and application notes, Referex_ es 5, 6, 7, 8, 9, l0 and
llo A brief discussion of the use of these modules is included below:
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93o and _6 NAND Gates: Throughou_ this report the more positive of the two
logic signals will represent a logical "i", and the more negative
sigQal will represent a logical "0". Using this positive-logic form
the 930 and _6 become NAND gates. NAND gates perform the AND function
and invert the result. The logic symbol, pin locations, and truth
table for these gates are shown in Fig° 3-4° The 930 gate is provided
with input extension terminals for use when fan-in greater than 4 is
needed° The 933 Dual Four-Input extender may serve this function, or
silicon diodes such as the IN914 may be used° In the breadboard IN916
diodes, 933 Dual Four-input extauders, and a diode array manufactured
by Silicomix were used° All seemed to work equally wello The outputs
of two or more 930 or 946 gates may be paralleled directly to produce
a wired OR function. This ccmnectlc_ proved very useful and is used
quite extensively throughout the breadboard°
933 Dual Four-lnput Extender: This module is two diode arrays and is used to
increase the fan-ln to 930 or 932 modules° The logic symbol pin loca®
tions and the truth table are shown in Fig. 3-5°
932 - Dual Buffer: The 932 Dual Four-input Buffer is a power NAND gate used to
drive high fan-out and/or high capacity loads° The logic symbol, pin
locations and truth table are shown in Fig° 3-5° The 932 buffer cannot
be used in the wired OR configuration as the 930 or 946 can° Only one
932 buffer is used in the breadboard, and it is used as a clock dr_ivero
9_ and 948 Clocked Flip Flop: The clocked flip flop features an AND gate input_
permitting operation in either the R-S or J-K mode° The logic symbol,
pin numbers and truth tables are shown in Fig° 3-6° The following three
paragraphs are direct quotes from Reference ll and discuss the clocked
flip flop truth tables of Flg. 3-6°
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"The Trigger input does not appear in the synchronous entry table,
but its influence is implicit. Inputs are stated at time t=n, stud
outputs are stated at time t=n+l. The demarcation between times n
and n+l is am excursion of the Trigger input from low to high sad
back to low again. This unit time delay due to clocking is typical
of synchronous operati0n.
"In response to signals applied to the direct inputs, both the Clocked
Flip Flop outputs may be concurrently high. However, the outputs are
always complementary in response to synchronous entry. Each pair of
synchronous inputs must be high to affect the output o In the event that
all synchranous inputs are high simultaneously, an unpredictable out-
put condition will result° This ambiguity is characteristic of R-S
Flip Flops and must be avoided. The twin Set and Clear inputs of
DT_L Clocked Flip Flops simplify the resolution of R-S characteristic
_i_tyo
"Since the Clocked Flip Flop outputs are always complementary in re-
sponse to synchronous entry, they may be cross-connected to one of
each of the Set and Clear inputs to assure that the ambiguous input
condition can never occur. The terminal characteristics of a Clocked
Flip Flop so connected are those of a J-K Flip Flopo The term J-K is
applied to a flip flop which toggles whenever its inputs are both simul-
taneously active at clock time ....... "
The specifications for these modules are given in the Fairchild data sheets,
References 5, 6, 7, 8, 9 and 1% and are considered too complicated to be re-
peated in this report. The breadboard was designed following the Fairchild
specifications. However, exact values of stray capacitance are not known and
were estimated depending upon the physical routing of the wire. Propagation
delays in a chain of four or more cascaded gates were calculated using typical
rather than worst-case propagation delay times. The longest cascaded chain of
gates in the breadboard is 6.
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3.4°2 Notes an Logic Schematics
This subsection discusses the principal features of the logic schematics and
is intended as an aid to understanding the schematics. Explanation of the
terminology used in describing the logic signals can be found in Appendix A o
The schemstics are Figs. 3-7, 3-8 and 3-10 through 3-20.
The block diagram for the complete hybrid data compressor is shown in Fig° 3-2°
The portion shown within the dotted lines indicates the part of the system in-
cluded in the breadboard° The sizes of blocks in the disgram do not indicate
the complexity or number of modules that make up the blocks° For example, the
adder-subtractor consists of four modules, while the timing and control con-
sists of approximately half of the breadboard, or about 130 modules° The numbers
on the lines between the blocks indicate the logic step or steps during which
information flows between the two blocks, and the arrowhead indicates the direc-
tion of flowo This flow of information between the blocks is routed by the
timing and control circuits° In the following paragraphs each schematic is
discussed, the relationship between the schematic and the block diagram is
mentioned and the function of each module is described.
In the breadboard the free-running clock is simulated by an external pulse
generator. However, in a flyable system the clock would be internally generated°
A suitable clock circuit for this purpose has been developed on the LMSC
Universal Electronic System program° The schematic of this circuit is shown
in Fig° 3-7° For the hybrid data compressor a 2.8 MC crystal would be used,
and the compo_ent values may be changed slightly°
The basic timing generation logic is on boards X, V and T. Referring to the
schematic of board X, Fig. 3-8, pin 43 is the "data ready" input° This input
is a "l" (high voltage) when a new data sample is ready to be processed° The
2°8 MC clock input is on pin 37- This clock is free-running and is non-
synchronous with respect to the "data ready" input° The first high-going-low
__9_
transition of the 2°8 MC clock input, after the "data ready" input has
become a "i", will set flip flop M to a "i", which in turn sets flip flop I
to a "i". This enables gates N8 and Nil, and the 2.8 MC clock flows through
gates N8 and Nilo Gate NIl is the clock input to the 12-state generator,
flip flops A, B, E and F. The state sequence of flip flops A, B, E and F is
shown below:
A B E F State#
0 0 0 0 i
i 0 0 0 2
o 1 o o 3
o o 1 o 4
1 0 1 0 5
o 1 1 o 6
o 0 I i 7
1 0 1 1 8
o 1 1 1 9
0 0 0 i I0
I 0 0 i II
0 i 0 I 12
0 0 0 0 i
Gate C6 decodes state i and gate 08 decodes state 11o When gate C6 decodes
state I, the synchrcmous Clear inputs to flip flop D are primed° At the next
clock pulse flip flop D goes to the "0" state and gate G8 is enabled, allowing
the clock pulse to flow through gate G8 and gate K6o The output of K6 is called
"iO clocks" and is (m_e of two basic system clock lines that feed all of the
shift registers° When state 11 is decoded by gate C8, the synchronous Set inputs
to flip flop D and the syachr_mo_s Clear input, Cl, to flip flop H are primed.
• The following clock pulse causes flip flop H to go to the "0" state and flip
flop D to go to the 1 state, inhibiting gate GS. The "I0 clocks" output is
forced to a "0". Referring to the timing diagram Fig° 3-9, there were 10 clock
pulses ca the o_tput of gate K6 before it was inhibited° When flip flop H
went to the "0" state, gate J8 was enabled, allowing one clock pulse through
gate KS. This output is called "llth pulse" and is the second of two basic
system clock lines that feed most of the shift registers. The next clock
pulse sets flip flop H back to the "l" state, which in turn inhibits gate J8
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as well as advancing the 16-state generator to the next state. The 16-state
generator ccmslsts of flip flops T, S, R and Q plus gates L6 and LB. The
state sequence of flip flops T, S, R and Q is shown below:
°) s<2,) R(2) state#
i 0 0 i 0 i
0 0 i 0 2
0 1 i 0 3
1 1 1 0 4
1 0 0 0 5
0 0 o 0 6
o l o o 7
i I 0 0 8
1 o 0 1 9
0 0 0 1 i0
0 I 0 i 11
I i 0 i 12
l o l l 13
0 0 i i 14
0 i i I 15
l l l 1 16
1 0 1 0 1
Gates J6 and NS decode state #16 and prime the synchronous inputs of flip
flop I o When flip flop H goes to the "l" state during state 16, flip flop I
is set to the "0" state, inhibiting gates N8 and Nll o This inhibits all clock
pulses throughout the system until the "data ready" input again becomes a "l"o
Waveforms on board X are shown in Fig. 3-9-
The 16 states of the 16-state generator on board X are decoded on boards V
and T. These 16 decoded states are combined with various control and decision
signals to form timing signals that correspond one for one to the logic steps
shown in the flow diagram, Fig. 3-i.
Also ca board T are three control flip flops. Gates P6 and Sll are connected
as a set-reset flip flop. Gate P6 is a "l" when the decision to transmit an
artificial data point has been made° Fllp Flop L stores the answer to the
questioms asked in logic steps 7 and II. The state of this flip flop controls
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the flow path 7 through 14. Flip flop K is a "i" if the data sample is
rejected because of priority.
Board R cc_tains the input and output circuits of register A ° As is shown
on the block diagram, data flows in and out of register A many times, and the
many gates on board R control the inflow and outflow of data. Stages _, 2°,
27, 21 and 20 of register A are located on board R, while stages 26 through
22 are located on board B. Below is a list of the functions performed by each
of the gates on board R.
Gate T8 If the result of logic step 3 is greater than full
scale, gate T8 detects this fact and allows the
"llth pulse" to flow through, which sets register
A to full scale (all ones)o
Gates J6, J8 and R8 Provide i0 shift pulses during logic steps 3, 5,
7T3 8, 81, 82, 83, IOT_ 13S and I_T so that informa-
tion either flows into or out of register A@
Gates J3, Jll and R6 Provide divide shift pulses during logic steps 9,
92 , 13, 13 and 132 so that the information in
register A is divided by n.
Gates F6 and MS Provide Re extr_ shift pulse during logic step 73
so that the result in register A is divided by 2.
Gates 16 and Iii Provide the data in register A to the B inputs of
the adder during logic steps_5 and 7-
Gates QS,_ 18 and 13 Provide the data in register A to the A inputs of
the adder during logic steps 10, i01, 102s 14, 14
and 142 .
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Gates Q6, M8 and Mll
Flip Flop G
Gates K6 and KS
Gates M6, K3 and Kll
Gates 06 and 08
Gates 03 and F8
Provide the inverted data in register A to the
A inputs of the adder during logic steps 81, 8_,
l0S,123_d 11,3.
This flip flop is called the A2 I0 flip flop and
is used for the purposes listed below:
(i) Stores whether the result of
logic steps 81, 82, 12, I_
and 122 was positive or
negative °
(2) Serves as the 210 stage of
register A during logic steps
113 and 133 and therefore
performs the multiplication
of Aby 2.
Provide the subtractor outputs to A2 l0 during logic
steps ll3.
Provide the subtractor outputs to A2 l0 during
logic step 133 .
Provide the CFF. output to A2 I0 during logic steps
8, 82, _2,1%and12 .
Provide i0 shift pulses to A2 I0 during logic
steps I_ and 133. The output of 0S could replace
113 on inputs K_ and _0 o If this were done, the
need for gates _ and KII would be eliminated°
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Gate FII
Gates F3 and 011
Gates T6, L6 and L8
Gates L3 and LII
Gates P6 and P8
Provides a shift pulse to A2 I0 during logic steps
Clears A2 I0 to the "0" state at the end of logic
steps 9, 93, 123 and 16.
Provide the state of A2 lO as an input to A_ during
logic steps 9, 92, ll 3 and 13TO
Provide the adder outputs as an input to A29 prior
to the llth pulse during logic steps 3 and 73°
Provide the state of CFF. as an input to A_ during
the llth pulse of logic step 73,
Gates $6, H6 and H8 Provide the output of the adder as an input to
A_ during logic steps 8, 82, 12, 1_ and 122.
Gates $8, H3 and Hll Provide the inverted outputs of the adder (ioeo,
subtractor outputs) to A_ during logic steps 5,
7, 81 and 83°
Board P contains the input and output circuits of register Y'o Also, the CFF.
n
flip flop, the 8,12 + flip flop, and three timing circuits are on board P o
Stages #, 28 , 27 , 26 and 20 of register Y' are on board P, while stages 25 , 24 ,
n
2_, _2= and 21 are on boardAA. Below is a list of the functions of each of the
g_tes cm board P.
Gates M3 and MII Provide the inverted data in register Y' to the A
n
inputs of the adder during logic steps 7, 8 and 82.
Gates Q6, M6 and M8 Provide the data in register Y' to the B inputs
n
of the adder during logic steps 6, 73, 10, lO1,
10 2 and i0 3.
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Gates K6 and K8 If the result of logic steps i0, i01, 102 or
124 is greater than full scale, g_tes K6 or K8
detect this and allow the llth pulse to flow
through and set register Y' to full scale (all ones)o
n
Gates G8, G3, J3, J6,
Jll and J8
Provide a Set signal to each stage of register Y'
n
that is ca board R. Individual gates are required
for each stage because each stage can be separately
set to the "I" state by the reference memory sense
amplifiers. Therefore, a c_mnon Set signal, as is
used for register A, cannot be used for register
y,o
n
Gates F3 and Fll Provide divide shift pulses during logic steps 91
and 93 so that the information in register Y'n is
divided by n.
Gates F6, F8 and 06 Provide i0 shift pulses during the logic steps in
which data is shifted into or out of register Y'
n
Gate Q8 If the result of logic steps i0, i01 or 102 is
negative, gate Q8 detects this and provides a
pulse to set register Y' to zero.
n
Gates GSaudG6
Gates D, H and L
Reset register Y' to zero°
n
These gates route the inputs to Y'_ and insure
n
that only cme input is applied at a time°
Gates Provides various timing signals as labeled°
Flip Flop P This flip flop is the CFF. and is not reset by
the llthpulse.
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Flip Flop T
Gate R6
This flip flop stores whether the result of logic
steps 8T and i_ is positive or negative o
If the result of logic step 4 is negative_ gate R6 de-
tects this and provides a pulse to set register B
to zerOo
Gate 08 Detects if Y' and Y" equal zero.
n n
Board M contains the input and output circuits for the C register, portions of
the C register, the adder-subtractor and some control circuits° The _, _,
22, 21 and 20 stages of register C are on board M, while stages 28 through 24
are on board B o
Gates J3 and J6
Gate M
Provide the data in register C to the B inputs of
the adder during logic steps 3, 4, I13, 124, 133
and 143 •
These four gates write the inputs to C_ and insure
that only one input is applied at a time°
Gate P3 Provides shift pulses to register Co
Gate Pll Provides clear pulse to register C.
Gate P8 Provides CFF. -- this is required for fan-out reasons°
Gates Q, Rand S, along with flip flop T, comprise the adder-subtractor cir-
cuits. Dual ontputs for both the sum and the no-sum outputs are provided for
fan-out reasons. Flip Flop T is the carry flip flopo The circuit mechanizes
the following equations:
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Pin 39 and _7 = _ + _ + _3C + AI3O
Pin 31 and 33 = _ +AI_C + ABC + _-C
669_4
When this circuit is used for additim A+B, the sum is ca pins 39 and 47,
and the not-sum is an pins 31 and 33. When the circuit is used for subtrac-
tian A-B, the difference is an pins 31 and 33, and the not-difference is ca
pins 39 and 47. Note that when subtraction is performed, the minuend is ap-
plied to the inverted A inputs and the subtrahend is applied to the B inputs.
Flip flops N, L, H, G, D and C are ccmtrol flip flops. If the result of logic
step 123 is negative, gate K8 detects this fact and provides a signal to set
register Y'n to zero. If the result of logic step i_ is greater than full
scale, gate K6 or J8 detects this fact and provides a signal to set register
Y'n to full scale. If the result of logic step 11t.3 is negative, gl_te Jll or
08 detects this fact and provides a signal to set register Y" to zero° If
n
the result of logic step 143 is greater than full scale, gate 06 detects this
fact and provides a signal to set register Y" to full scale.
n
Board K contains the approximate divide circuits. Flip flops F, E, A, B, C and
D are connected as a ripple-carry counter. During logic step 1 the n count is
transferred to this counter from the reference memory, and during logic step 2
the count is increased by one through gate QS. Gate S6 detects if the count
is 63° Gates M, I, H, J and G decode the count in the counter to ane of six
ranges listed below:
n COURTER BETWEEN
NIO "0" 0 and 2
010 "0" 3 and 5
PIO "0" 6 and Ii
LI0 "0" 12 and 23
KIO "0" 24 and 47
KI2 "0" 48 and 63
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Flip flops R, N, O, P, L and K are ceanected as a shift register. The range
gates insert a "I" into ane of the flip flops. During logic steps 9T, 13,
131 and 132 gate $8 is enabled, and the "I0 CLOCKS" flow through gates $8,
T6 and QII and shift the "I" in the register toward Flip Flop R. When Flip
Flop R becomes a "I", gate $8 is inhibited, stopping the flow of clock pulses
through $8. Depending on which shift register stage was set to a "i", either
i, 2, 3, 4, 5 or 6 clock pulses flowed through gate $8. These pulses are out-
putted on pin 15 and are called + clocks. The number af pulses corresponding
to the state of the n counter is listed below:
STATE C_ n COUNTER # CF + CLOCKS ÷ BY
0-2 I 2
3-5 2 4
6-11 3 8
12 - 23 4 16
24 - _7 5 32
48 - 63 6 64
Gates T8 and T11 clear the shift register to "0"° Gates Q3 and Q6 clear the
counter to "0".
Board H contains the input and output circuits for registers Y and Y"
well as parts of registers Yo and Yn" Stages #, 28, 27 , 26 and° 20 ofn'as
register_Y" are on board H, while stages 25, 24, _, 22 and 21
_ n are onboardBo
Stages 2, _, _, 21 and 20 of register Yo are on board H, while stages 28,
27, 26, 2 D.
Gates Q8, MS and Nil Provide the dat_ in register Yo to the B inputs
of the adder during logic steps 8T, 12, l_ and
Gates M6 and M8 Provide for recirculating the information in
register Yo o
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Gates M3 and MII Provide the data in register B to the input of
Yo _ during logic step 143.
Gates Q6 au_ N6 Provide shift pulses to register Yo"
Gate N8 Clears register Yo to zero.
Gates $6, J3 aud J8
m
Provide the data in register Y" to the A inputs
n
of the adder during logic steps 5, ii, 12 and 12 2.
Gates 03, J6 and Jll Provide the data in register Y" to the A inputs of
n
the adder during logic steps 73, 14 and 142.
Gate 06
Gates P and L
Provides shift pulses to register Y".
n
These eight gates route the inputs to Y"_ and
n
insure that only one input is applied at a time.
Gate T8 If the result of logic step 14j 141 or 142 is
greater than full scale, gate T8 detects this and
allows the llth pulse to flow through and set
register Y" to full scale (all ones).
n
Gates R3, R6, R8 and RII These f_.ur gates provide a Set signal to each
stage of register Y". Individual gates are re-
m
quired for each stage because each stage can be
separately set to the "l" state by the reference
memory sense amplifier. Therefore, a common Set
signal, as is used for register A, cannot be used
for register Y"o
n
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Gate $8 If the result of logic step 14, 141 or 142 is
negative, gate $8 detects this fact and allows the
llth pulse to flow through and clear register Y"
n
to zero.
Gate If the result of logic step 14_ is negative, gate T6
detects this fact and allows the llth pulse to flow
through and clear register Y" to zero.
n
Gates 08 and 011 Clear register to Y" to zero°
n
Board F contains the input and output circuits for registers Y and B as well
n
as parts of registers Y and B. Stages #, 28, 27, 26 and 2° of register Y
n n
are located on board F, while stages _95through 21 are located on board D.
Gates Q6, )43 and Mll Provide the data in register Y to the A inputs
n
of the adder during logic steps _, 13 and 144o
Gates Q8, M6 and M8 Provide the data in register Y to the A inputs
n
of the adder during logic steps 3, ll 3 and 1240
Gates I_6 and J3 Provide the shift pulses to register Y o
n
Gate J6 Clears register Yn to zero during logic step 16o
Stages #, 28, 27, 26 and 20 of register B are located on board F, while stages
25 through 21 are located on board B.
Gates Jll and R8 Provide the shift pulses to register B.
Gates T3, 03 and 06 Provide the data in register B to the A Inputs
of the adder during logic steps 6 and 12o
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Gates $6, 08 and 011
Gates sS, T6, TS, L3,
L6, L8 and LII
Provide the data in register B to the B inputs
of the adder during logic steps ii, 123, 14 and 143.
These gates route the inputs to B_ and insure that
only one input is applied at a time.
Gates JS, PS, P6, P8
and Pll
These gates transfer the data in register B to the
buffer mpmory during logic step ll3o Note that
this data is the artificial data point° Since there
is no buffer memory in the breadboard, the output
of these gates goes to the test panel°
Gate Tll Gate TII is a timing circuit, whose output is 4°
Boards D and B contain the center sections of registers Yn' Yo' Yn' A, B and Co
The breadboard was initially designed for 5-bit data words and was later ex-
panded to incorporate 10-bit data words. When this was done there was no space
on the original boards for the addltic_al register stages. Therefore, these
register stages are separated fr_n the rest of their respective registers°
Board AA eontalm_ stages 25, 24, 23, 22 and 21 of register Y_,
_ith register Y_, and various independent gating functions.
gating associated
Gate PII This gnte inverts the - CLOCK signal for use
boards AA, B, P and R.
Gate 18 This gate detects when register Y" is to be shifted
n
by the l0 CLOCKS.
Gate KS
Gate ES is a timing gnte and provides 9, 93 + 123
signal to board R.
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Gates KS and K6 These gates provide signal l_'llth pulse to
board M.
Gates D3 and D6 These gates are connected as a flip flop. If
register Y' and Y" are both equal to full scale,
n n
Flip Flop D is set such that pin D6 is a "i"
during logic step 2.
The need for the circuits discussed below was not realized until testing of
the breadboard _as well under way. Therefore, these circuits are well sepa-
rated from associated circuits.
Gate DII
If D6 is a "i", gate DII prevents logic step i03
from occurring.
Gates G6 and G8
Gates H8, H6 and H3
If D6 is a "i", these gates provide the data in
register Y to the input of B_o This enables
O
logic step 106 to occur.
Provide the data in register ¥ to _Y during
n o
logic step 151o
Gates LS, L6 and Hll
Gates L8 and LII
Provide the data in register Y" to the input of
n
Yn_ and Y"_ during logic steps i0, i01 and 102o
n
Provide the data in register Y to the input Y
n n
at all times except during logic steps 1% i01
and 102 •
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3.5 '_x_ Speed" Logic Section
The "low speed" logic section consists of hardware areas which have been im-
plemented in the ZFN Telemetry Data Compressor using Texas Instruments series
51 logic modules. Although the series 51 modules were usable in the ZFN
system, they are not fast enough to be used in the "high speed" logic section
of the h_orid data compressor. The Fairchild IY_ family could be used to
implement the "low speed" logic section as well as the "high speed" section.
However, the speed of the Fairchild DT_L line is not required in the "low speed"
sectiQn. A survey was conducted of the integrated circuit field to select a
family or families of logic modules for use in the "low speed" section of the
hybrid data compressor. The obvious choice would seem to be the TI series 51
family. However, the series 51 cannot be specified to drive the Fairchild
modules and therefore was eliminated from consideration. Major considera-
tions in the survey are discussed below.
Temperature
The specifications required that the system operate from -20°C to +85°C° An
expanded temperature range from -55°C to +125°C was used in evaluating the
integrated circuits. Integrated circuits are generally specified over the
-55°C to +125°C temperature range, not the -20°C to +85°C temperature rauge.
Thus, comparisons are easier to make over the wider temperature range° A more
importamt reason for using the wider temperature range in evaluating integrated
circuits is that a significant built-in design margin results when the modules
are used over limited temperature range°
Propagation delays equal to or less than 250 nanoseconds for the gates and
i microsecond for the flip flop were required.
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Power
The only purpose of using a logic family other than the Fairchild DT_L line
in the "low speed" section is power savings. Since the system is designed
for the space emv_t, the lower the power the better. A general rule
of thumb for digital logic circuits states, "the higher the speed the higher
the power consumed". Thus power savings is traded for high speed. However,
in the "low speed" section of the hybrid data compressor, high speed is not
required, and the trade can be made.
Fan-ln and Fan-Out
Most families have approximately the same fan-in and fan-out capabilities.
Any flip flop with a fan-out greater than five was considered acceptable°
Any gate with a fan-out greater than eight was ccasidered acceptable.
Interface with Fairchild DT_L
Since the "low speed" modules and the "high speed" modules must interface with
one another, the "low speed" modules must interface with the Fairchild DTWLo
Second Sources
Second and third sources are a major plus factor.
Cost
The cost of integrated circuits has been constantly lowered in the past, and
all indications are that the cost will continue to be lowered. There is very
little difference in price betweem most families at the present time, and the
lowest-price family today may or may not be the lowest-price family six months
from now. For these reasons cost was not a major consideration.
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The following logic families were considered the best:
Fairchild Low Power DTL
Motorola MC 200 series
Signeties SE _00 series
All of these families could interface with the Fairchild IY_ and all met
the temperature, speed, fan-in and fan-out requirements. The Fairchild
family does not have a second source at this time. In fact, the family has
not been publicly announced, but Fairchild representatives indicate that it
will be announced shortly. Generally, after a logic family is announced
second sources soon follow. Also, the logic form factors of the Fairchild
line are limited at this time.
is listed below°
The power cansumed by each of the families
POWER CONSRED
GATE FF
Fairchild 1.0 mw 4.8 mw
Motorola 6 o0 mw I.6 mw
Signetics 6.5 mw 1.4 mw
The estimated number of circuits in the "low speed" section is 130 flip flops
and 540 gates° The power required by each of the three families, as well as
the Fairchild DTL, is calculated below.
Fairchild Low Power DTL
Power = 1.O (540) + 4.8 (130) = 1.06 watts
Motorola
Power = 6.0 (5_0) + 16 (130) = 5-3 watts
Signetics
Power = 6.5 (5_0) + 14 (130) = 5°3 watts
Fairchild DTL
Power : 8.2 (540) + 50 (130) : 8.8 watts
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It is felt that the shortcomings of the Fairchild low power family will be
corrected in time (seccmd sources and logic form factors). Because the power
required by the Fairchild low power family is significantly less than either
Motorola or Signetics, the Fairchild llne is reco_Dend2d for use in the "low
speed" section. The logic symbol, pin locations and truth table for these
modules sJ_e shown in Fig. 3-9-1o
3.6 Construction Features of the Breadboard
The breadboard is constructed using etched circuit boards with full-temperature-
range flat-pack integrated circuit modules soldered in place. Interconnection
of the modules is made by point-to-point wiring. A 66 pin comnector is
mounted to the bottom edge of each board and the boards are plugged into the
top of a wire-wrap receptacle plate. Interconnections between circuit boards
are made by wiring between pins an the bottom of the wire-wrap receptacle
plate. External electrical comnectioms to the test panel are made by wires
from board Z. Figure 3-22 shows the breadboard and the test panel, and
Fig. 3-23 shows the breadboard with board Z removed. Figure 3-24 is a view
of the bottom of the wire-wrap receptacle plate showing the interconnection
wiring between boards.
Figure 3-25 shows the module side of a typical board, board F. The letters
underneath the modules signify the module location° The numbers around
module J indicate the pin numbering of the modules. Starting with the right-
most pin, the external commector pins are numbered 1 through 66, from right
to left as shown. Figure 3-26 is a view of the wiring side of board F,
showing the ground plane and point-to-point wiring.
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Section 4
SIGNAL SIMULATOR AND OUTPUT MCnlTORING EQUIPMENT
4.1 General Discussion
The signal simulator provides new data points in parallel to the breadboard.
These data points may be in the form of a ramp, an exponential stairstep, or
a constant value. Also, the signal simulator provides the tolerance value,
selects the algorithm, provides high or low priority information, simulates
two levels of buffer fullness, and can force an output each sample time. If
the data point provided is a constant, Yo' Y' and Y" are also provided asn n
inputs to the breadboard.
The output monitoring circuit is a ten bit D-A converter which is used to
convert the ten bit parallel breadboard output to a pulsed analog voltage°
Also, test Jacks are provided for monitoring each of the ten bit breadboard
outputs. A ten bit D-A converter also converts the data input from the signal
simulator to the breadboard to an analog voltage. The two D-A converter out-
puts can be simultaneously displayed on a dual trace scope for comparison°
Figure 4-1 is a block diagram showing the interconnection between the signal
simulator, the breadboard, the D-A converters and the scope°
4°2 Detailed Discussion
The schematics of the signal simulator are shown in Figs. 4-2 through 4-5.
Board i consists of a ten bit ripple carry counter (modules A through H plus
L and K) and a ten bit shift register (modules I and J and modules M through
T). When switch S2 is in position 2, the A sides of the counter are routed
through S2 to the inverters. The ten bit digital output of the inverters is
converted to an analog voltage by the input D-A converter. When switch S2 is
in position 2, the resultant output of the D-A converter is a positive-going
ramp. When S2 is in position 3, the A sides of the counter are routed through
S2 to the invmrters. In this case the input D-A converter output is a
4-1
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negative-going ramp. When S2 is in position 4, the B sides of the shift
register are routed through S2 to the inverterso In this case the input
D-A converter output is a positive-going stairstep exponential. When S is
in position 5, the B sides of the shift register are routed through S2 20
the inverters. In this case the input D A couverter output is a negative-
going stairstep exponential.
Modules P, L, Q, T, R and S on Board 2 and switch SB constitute the feedback
logic and the input logic for the shift register on Beard I. This logic
causes the shift register to sequence through the Ii states listed below:
S_TE# Bo BI B2 B3 B4 _ B6 B7 B8 B9
i 0 0 0 0 0 0 0 0 0 0
2 i 0 0 0 0 0 0 0 0 0
3 I i 0 0 0 0 0 0 0 0
4 i i I o o o o o o o
5 I i i i o o o o o o
o I i i i i 0 0 0 0 0
7 i i I i i i o o o o
8 1 1 1 1 1 1 1 o o o
9 1 1 1 1 1 1 1 1 o o
io 1 1 1 1 1 1 1 1 1 o
ii 1 1 1 1 1 1 1 1 1 1
1 o o o o o o o o o o
Modules I and J on Board 2 divide the co_nutation rate by 4. Modules K, O,
M and N and switches So and S1 constitute the input logic for the counter on
Board 1.
Gates H3 and H6 provide the transfer pulse to 18 other gates on Board 2. Gates
A8, All, B3, ]36, ]38, BII, CS, C6, C8 and CII insert the new data word (inverter
outputs) into register Yn in the breadboard during logic step i. Note that the
input D-A converter output is the analog equivalent of the new data word. Gates
A3 and A6 provide a transfer pulse to the Y" switch row. These pulses transfer
n
the Y" switch positions to the I"' register in the breadboard during logic step i.
n n
When Switch S2 is in position i, these pulses simulate the reference memory
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output. Gates }{8 and HII perform a similar function for register Y'. Like-
n
wise, _tes D3 and D6 perform a similar function for register Yo' as does
gate Dll for the K flip flops.
The output D-A converter, Fig. 4-6, converts the output of the breadboard to
a pulsed am_log output.
4.3 Operation Instructions
Equipment required:
One Signal Simulator
One Breadboard
One 2.8 MC pulse generator
One Dual Trace Scope
Or_e n +_ _ _nlt. n_.. _ amn. var_abl, uower SUDDIv
One +i0 volt DC 500 Ma power supply
Operation Steps:
I) Connect Jl and J2
2)
3)
Connect all grounds to the black ground terminal. This includes
the black wire from board Z of the breadboard, the 0 to +6 volt
power supply return, the +10 volt power supply return and the
pulse generator return.
Connect the red wire from bQard Z to the red terminal (13+). Also
connect the plus output of a 0-6 volt DC power supply. The supply
should be initially at 0 volts and slowly increased to +5 volts
while monitoring the current of the supply. The signal simulator
plus the breadboard should draw approximately 1.5 stops.
I CAUTION I
Do not apply more than +6 volts or any negative voltage to the B+
terminals. If this is done all modules may be eliminated.
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5)
6)
7)
8)
_ 669224
9)
lO)
Apply +i0 volts to the white terminal.
Connect the blue wire from board Z to a 2.8 MC pulse generator.
_ae pulse should vary from 0 volts to +4 volts. (CAUTION -- DO
NOT EXCEED +6.0 VC_TS. ) The pulse should be +4 volts about 1/3
of the time and 0 volts about 2/3 of the time.
Select the algorithm by placing the algorithm selection switch
in either the FVA or ZVA positiom.
If it is desired to force an output every sample period, place
the FA switch in the up position. Otherwise, place it in the
down position.
Select the channel priority by placing the LP switch in the up
position for low priority or in the down position for high
Select one of two buffer fullness levels by the placing of the
BF switch in the up position for the higher level and in the down
position for the lower level. If both the LP and BF switches
are up, the channel will be rejected. If either or both are
down, operation will be normal.
Select the tolerance range by placing the C_, C2 2 and C_
switches in one of the positions shown below:
C_ C_ C_ Tolerance
0 0 0
I 0 0
0 I 0
i i 0
0 0 I
i 0 i
0 i i
i I I
+0 bits or 0.0%
+2 bits or 0.2%
+4 bits or 0.4%
+-6bits or 0.6_
+-8 bits or 0.8%
+10 bits or 1.0%
+12 bits or 1o2%
+-14 bits or 1°4%
Note that the up position is a "i" and the down position is a "0".
Switches 02 °, 024, 025, 026, 027, 028 and 029 are not ec_uected
and therefore their positioa is immaterial.
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Static Input
I)
2)
Place S2 in position I. The positions of So, SI and S3
material.
Progrsm Y (the data input), Y_, Y'n and YO as desired.
Dynamic Input
I)
2)
Place all Y, Y', Y" and Y" switches in the down position.
n n n o
is not done, the results will be invalid.
Select the input waveform by placing switches So, SI,
in one of the combinations listed below:
are ira-
If this
S2 and S3
SO SI S3 S2
Positive Ramp down down x 2
Positive Ramp 2 slopes up down x 2
Positive Ramp i slope down up x 2
Negative Ramp i slope down down x 3
Negative Ramp 2 slopes down up x 3
Positive exponential
i sample per step x x i 4
x x 2 4
x x 3 4
x x I 5
4-5
x x 2 5
x x 3 5
Positive stairstep ex-
Ixmentlal
(2 samples per step)
Positive stairstep ex-
ponential
(4 _ples per _ep)
Negative expcmential
1 sample per step
Negative stairstep ex-
ponential
2 samples per step
Negative stairstep ex-
ponential
4 samples per step
x = immaterial
I
I
I
I
I
'1
I
I
I
I
I
I
I
I
I
I
I
I
I
I
Output MonitQring
i)
2)
I_Msc_9_4
Static input -- The i0 parallel outputs, the pulsed output from
the output D-A converter and the output of the input D-A con-
verter may be observed on the scope. Sync should be obtained
from a signal in the breadboard, such as _ on pin V66 in the
breadboard.
Dynamic inputs -- Sync the scope to the sync Jack on the test
panel. Using a dual trace scope, such as the Tektronix 5_5 or
585, both the input and the output can be observed simultaueouslyo
The output is inverted with respect to the input.
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H__E M_ORY IRVESTIGATIC_
5.1 General
To implement the hybrid ZVA/FVA compression algorithms, a reference memory
with an increased storage capacity is required (as compared to the reference
memory previously mechanized for the ZFN compression algorithm)o In the
evaluation of methods to achieve the increased storage capacity, the retention
of a combination of DRO and NDRO storage was considered highly desirable°
There were two methods which were considered feasible° These methods are dis-
cussed in paragraphs 5.2 and 5.3 below.
Possible improvements of memory mechanization, by use of available integrated
circuits, was also investigated. This investigation was cQncentrated on the
suitability of available core memory sense amplifiers for use in memories of
flyable data compressors. The sense amplifier investigation is discussed in
_graph 5.4.
5°2 Extensio_ of Bit Capacity of the Linear-Select Memory
The memory developed for the Z_N flyable data compressor has a combination
DRO and NDRO storage capability. The addressing of the memory cores is by a
linear-select method (all cores, related to a stored word, are selected by a
current pulse in a single address wire). The selection of a specific memory
word is made through sequential-operating core-diode current-steering address
switches and associated regulated-current drivers° This address circuitry
was designed to have adequate performance margins when driving ii DRO and
5 NDRO memory cores. To mecb_n_.e the ZVA/FVA algorithms, approximately 37
DRO and 6 NDRO bits are required. To drive this larger number of cores, revi-
sion of the core-diode address switch is required. Also, the regulated-
current drivers may require circuit design changes.
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From the factors discussed, up to this point, it would appear that the
ZVA/FVA memory requdrements can be met by minor design revisions to the
address driving circuitry. However, complications arise from a problem that
has developed in the availability of two-hole cores for _DRO storage° At
this time, there is no proven source of two-hole cores which meet the memory
core requirements previously established for the flyable EFN Data Compressor@
(A "proven source", as used here, is a memory core producer capable of show-
ing evidence of ever having previously produced cores of the required
characteristics and able to assure future deliveries of these cores° ) To
use a two-hole core, of different characteristics than previously used, re®
quires that additional evaluation of available two-hole cores be made and
that a different toroidal (DRO) core be evaluated. Also, the regulated®
current drivers and core-diode address switches may require further circuit
revisions.
The extension of the linear-select, DRO-NDRO memory, to the required storage
capacity is feasible. However, this may not be the best approach° A pre-
liminary evaluation of an alternate approach was made which seems to offer a
better solution to the requirements.
5o 3 Coincident-Current DRO-NDRO Memory
The alternate approach, to meet the hybrid ZVA/FVA memory requirements, in-
volves a scheme to provide a combinatio_ of DR0 and NDRO storage capability
within a coincident-_t addressed memory. This organization would be
more flexible for meeting possible future revisions of storage requiremauts
and should be more economical to make. A preliminary evaluation of this
scheme was made by driving a small sample of two-hole cores with a combina-
tion of current pulses which simulate the proposed driving scheme° The
results from this preliminary evaluation indicated a good probability of
success in obtaining the desired performance of a memory system° There
should be further evaluation, by test of a wired array of two-hole cores
(such as a 32x32 core array), prior to building a complete memory system.
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This eolncident-curr_ ad_ssed, DRO-NDRO storage, memory scheme is shown
in Fig. 5-1. Its use would have the following a_va_tages s_d restrictions:
a) A combin_ticm of DRO and NDRO sty, with only _e
additional drive circuit required above that required
for the same total number of bits stored in a DRO
rashly, could be achieve_. (This added "clear"
drive circuit and one "inhibit" drive circuit per NDRO
bit are not used after NDRO information is loaded into
memory. Therefore, it may be plausible to locate these
circuits in ground-bas_ test equlpm_uto The actual
number of drive circuits and power required for a corn®
bination DRO/NDRO vehicle-borne memory would then be
less than for am all DRO memory. )
b) Additional cost of N_RO caps_ility, over the cost of DRO
storage, will esse_tial_y be limited to the hig_ cost
of two-hole cores and the cost of stringing o_e additional
wire through each two-hole core (convention_] DRO cores
have four wires per core -- NDRO requires five wires per
core) o
The combination of I_O/NI_O stors_e would be expsmdableo
Additiomal bits of DR0 sad/or NDR0 storage could be added
or removed withou_ functional redesign.
d) Before io_ a_ new _ information into the memory,
all old NDRO information must be "cleared" out. Therefore,
any chs_ in stored NDRO information requires complete
reloa i . (completereloaa  __ is (a) (b)
are to be achieved. By adding more drive circuits and two
more wires through each NDRO core, the cha_e of a single
word of NDRO storage, without complete reloading, would
be p sible.)
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e) When new N_R0 imformatin_ is los_led, all stored DRO in-
formatiom is destroyed.
5.4 Integrated Circuit Sense Amplifiers
The iuvestigation into the poss_ility of using an integrated circuit sense
amplifier, withim flyable data compressor memories, was essentially limited
to a survey of vendor specificaticms. It was determined that there are three
(3) integrated circuit sense amplifiers available which appear to meet input®
output performance requirements. These are: Fairchild Type _ATII, Sylvauia
type _-10, and Texas Instrument type HN5500. (Evaluation tests which in-
cluded these types were conducted by others at LMSC for a similar requirement° )
For those integrated circuits which meet input-output performauce require-
meuts, there remains one major drawback. The power required is 125 to 200
milliwatts per circuit. With a total of approximately 60 circuits required,
for a hybrid ZVA/FVA data compressor system, 7-5 to 12 watts of regulated power
would be required for memory sense m_plifiers. If a suitable arramg_w_mt cam
be worked out for switchlug power to the sense amplifiers, then total sense
amplifier power comsumption can be held to a more reasQnable 0.5 watt or lesso
This appears to be feasible with the Fairchild type _ATll and Sylvamia type
SA-IOo The Texas Imstr_naut type SN5500 has a one-shot included which appears
to make Power input switching impractical. The desi_ and test of power
swltchimg should be a goal of future memory work.
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TEST RE_ILTS AND C_CLUSIONS
The basic objectives of the breadboard testing program were:
I) To verify that the detailed operation of the system was
as planned and to determine approximate design margins°
2) To evaluate the approa2h to the logic design and to
evaluate the performance and peculiarities of the
logic families used.
3) To observe the compatibility between logic modules of
different manufacturers
Tests were conducted by applying controlled inputs and monitoring the bread-
board outputs as well as various internal waveforms° Inputs to the bread-
board consisted of both static and dynamic inputs. The static inputs simulated
the reference memory outputs and the new data input and did not vary from
sample to sample. These static inputs were most useful while trouble-shootingo
_e dynamic inputs simulated either ramp or exponential waveformso When using
the dynamic inputs, the informatio_ that would normally be stored in the re-
ference memory was retained in the breadboard registers. (Registers Yo' Y'n
and Yn' along with the n counter, were not reset during logic step 16. )
The system requirements dictate thst the breadboard operate at a sample rate of
14.4 KC (clock rate of 2.8_C) and over the temperature range from -20°C to
+85°C. The br_oard performed both the FVA and ZVA compression algorithms
at a clock rate in excess of 2.8 MC and at temperatures below -20°C and above
+85°c.
The B+ supply voltage, the clock and the temperature were varied in different
combinations until the breadboard failed to perform. For example, the supply
voltage was lowered from a maximum of +6.0 volts until failure. At no time
6-1
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was the supply voltage greater than + 6.0 volts° The breadboard operation
was arbitrarily limited to a maxim_n clock rate of 3-5 MCo The difference
between the required range of operatic_ and the point of failure indicates
the degree of design margin. The results, summarized below, indicate a good
design margin.
NCMINAL SUPPLY VOLTAGE
NOMINAL CLOCK RATE
NGMINAL T_4PERA_/RE
5.0 VOLTS
2.8 MC
-20°C to +85°0
Mode of Range of Supply Voltage Range of Clock
Temperature Operation For Prol_r Operation Rate For Proper Operation
+ 25°C ZVA 6.0 to 3°9 volt < 3°5 MC
+ 25°C F_A 6 o0 to 4°3 volt < 3o5 MC
+ 90°C ZVA 6.0 to 3°9 volt < 3o5 MC
+ 90°C FVA 6.0 to 4.4 volt < 3°5 MC
+lZO°C ZVA 6 o0 to 3°8 volt < 3o5 MC
+120°C FVA 6.0 to 4°5 volt < 3o0 MC
- 22°C ZVA 6.0 to 4°5 volt < 3o5 MC
- 22°C FVA 6.0 to 4.5 volt < 3o5 MC
- 55°C ZVA 6°0 to 4.8 volt < 3°0 MC
- 55°C FVA 6.0 to 4.8 volt < 3°0 MC
In general, the cause of failure was that propagation delays required between
clock pulses were longer than the time between clock pulses° For example, with
a temperature of + 120°C, the supply voltage of + 4.5 volts and the clock rate
at 3.0 MC, the worst case propagation delay (propa@_tion delay of 6 gates and
one flip flop) was equal to 333 nanoseconds, the time between clock pulses° If
the supply voltage was lowered, the clock rate increased, or the temperature in-
creased, the worst case propagation delay increased and the breadboard failed
to perform the FVA algorithm. Conversely, if the voltage supply was increased
or the temperature decreased, the breadboard operated at a higher clock rate o
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The results in the table do not in any way guarantee the system performance
of this design nor represent the limit at which this design can be made to
operate. The table shows only the range over which the breadboard was operated.
The system design should be capable of operating over the required temperature
range and at the maximum c_utation rates
The performance of the logic modules was considered satisfactory.
results are listed below:
I) The Fairchild modules operated as specified by the data
sheets. There were no peculiar modes of operation ob-
served which were not covered on the data sheets° How-
ever, a significant number (approximately 10%) of Fairchild
flip flops were defective when first tested. This indicates
either that the flip flops were defective when received, or
that they were damaged when soldered on the boards@ This
is not considered a major problem and, in either event,
can be corrected by standard procedures. There were no
failures of gates, expanders or clock drivers.
2) The Philco and Stewart Warner modules operated identically
to the Fairchild modules° There was no interface problem
observed between modules manufactured by the three companies
and there were no failures of Philco or Stewart Warner
modules° The quantities and types observed of each of
these modules were limited, and further evaluation of Philco
and Stewart Warner modules would be desirable. The number
and types of modules used in the Breadboard are given below.
Manufacturer
Fairchild
Stewart Warner
Fhilco
TO_L
Some of the
No. of No. of No. of No. of No. of Noo of
93o 9Sz 933 945 946 948 Total
Used Used Used Used Used Used Used
42 1 0 91 49 8 191
o o 5 o 28 o 33
o o o 7, o o
42 1 5 98 77 8 23l
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The logic ground was distributed on the printed circuit
boards by means of a ground plane. Ground interccmnections
between boards vere accomplished by means of number 26 wire
connected between pins 65 of esch board. Voltage variations
between grounds _ different boards were measured to be as
high as 0.2 volts. However, there was no circuit malfunction
traceable to noise problems. This indicates that the logic
modules were relatively insensitive to ground noise° The
ground plane proved quite satisfactory and should be used as
part of the ground distribution system in future designs.
The ground interconnection between boards is considered the
weak link in the grounding scheme. (_ future designs it is
recommended that larger wire be used for ground interconnec-
tion and that a pin near the center of the board, such as
Pin 34, be used as the ground pin. Also the B+ voltage pin
should be near the center of the board.
The rise time of the logic signals depends upon the loading
and the stray capacitance as described in the Fairchild data
sheets. Whenever a low propagation delay is required, pre-
caution must be taken to physically locate the source and the
load close to one another, thus minimizing the stray capacitance@
This was not always possible in the breadboard, and in three
instances the stray capacitance was large enough to cause the
system to malfunction. To remedy this situation a SK resistor
was placed from the signal line to B+. This reduces the time
constant (load and stray capacitance) and shortens the rise
time, thus decreasing the propagation delay of the signal°
This problem can be eliminated by proper layout of the clr-
cuitry. However, it is possible that there would be instances
in future designs where all fast circuits could not be placed
close together and the additions_l 3K loading resistors would be
required.
6-4
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5) In several instances, in the breadboard, the loading on
modules was in excess of the specified maximum (ii loads
instead of specified maximum of 8)o The purpose of doing
this was to evaluate the modules under these ccmditions
and determine if the operation deteriorated° In all cases
the modules operated as if they were driving a normal loado
This indicates that a certain amount of design margin
exists in the logic modules when used as specified° While
the modules in the breadboard operated properly under ex-
cess loading, this is not recommended° The loading tales
as specified in the Fairchild data sheets should be fol-
lowed.
Additional test data on the Fairchild DT_L logic family may be found in
References 12 sad 13.
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Section 7
REC(RMEHBATIONS
The results of this work indicate several areas which warrmnt additional
breadboarding sad new or additional investigation. Recommended future work
is discussed below:
7.1 Additions to the ZVA/FVA Breadboard
Make additions to the advanced compression algorithm breadboard system to
achieve the general performance that would be desired of the later flight
system. Emphasis would be placed on a capability of processing post-flight
data and monitoring of performauce. However, as much of the breadboard addi-
tion as is practical would be designed to perform functions required of a
flight system and provisions would be made for further revisic_ or expansion
to include all functions of a flight system. Subtasks are:
7 -I.i Specifications
Develop and write preliminary performance specifications.
7.1.2 Processing Logic
Add to ZVA/FVA breadboard the additional logic required to increase its func-
tional capability to include functions which are considered applicable for a
vehicle-borne data compressi_ system. This includes additions in the areas
of: (a) input timing, (b) self-contained high-speed clock, (c) redundant
sample routine logic, and (d) generati_ of code words.
7-1.3 Reference Memory
Add a reference memory to the ZVA/FVA breadboard topermit processing of data
from multiple sources. The functional areas included in this subtask are:
7-1
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(a) channel address counter, (b) memory addressing logic, (c) gating for
memory data input, (d) memory control logic and (e) memory core arrays along
with current drivers and sense circuits. Also investigate the feasibility of
increasing the NDRO storage in the reference memory to provide an all-stored
addressing scheme. A reference memory with a stored-address capability would
eliminate the need to reprogram the reference memory by hardwlre changes when
the multiplex format is changed. The reprogramming would be accomplished by
simply changing the addresses stored in the reference memory°
7oi._ Buffer Memory
Add a buffer memory and associated circuits to buffer the accepted data samples
and provide a compressed PCM output at a constant output rate. Logic will be
included to prevent buffer overflow and underflow and to provide outputs indi-
cating buffer fullness. The functional areas included in this subtask are :
(a) memory core arrays with current drivers and sense amplifiers, (b) "read"
and "write" logic, (c) buffer input gating, (d) output timing, (e) output
register, (f) fullness monitoring and detection logic.
7olo5 Special Input Test Equipment
This subtask includes the design, fabrication and test of special input test
equipment for usewiththeZVA/FVA breadboard. The primary function of this
test equipment is to provide a means for entering information into the NDRO
part of the reference memory.
7-I.6 Output Monitoring Equipment
This subtask includes the design, fabrication and test of special equipment for
use with the ZVA/FVA breadboard, capable of detection, holding, displaying,
and D-to-A conversion of information from any two d_ta channels.
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7°2 Computer Simulatiun
Simulate the FVAalgorithm, as implemented in the breadboard, on a computer
to determine the effects on system performauce of the modifications made on
the FVA algorithm. This includes evaluating the limited run length, the ap-
proximate division including the discarding of any decimal fractions, and the
limited range of the corridor boundaries. These results could also be obtained
by processing post-flight data through the breadboard.
7-3 Analysis of Reconstructor Requirements for ZVA/FVA Compression Algorithms
Perform an engineering analysis of the functional requirements of a reconstructor
system to reconstruct data which has been compressed using a ZVA and/or FVA
compression algorithm. This task would include a description of the functional
requirements of the reconstructor.
7°3
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APPENDIX A
EXPLANATION OF SYMBOLS
This Appendix contains explanations of the symbols used in the wiring tables
and schematic diagrams.
Data Input
The ten data input wires are described as INPUT _, INPUT 28,
signals originate in the test panel.
etc. These
Sense Amplifier Outputs
. 22,The outputs of the reference memory sense amplifiers are described as SA Yn
SA Yo 27, etc. The Y'n and Yo refer to the data word and the 22 , 27 refer to
the bit location. In the breadboard there is no reference memory, and these
signals originate in the test psael.
Test Panel .Signals
When test panel switch S2 is in position i, TPI6 and TP1--_are present. TPI6
is a "l" during logic step 16 and a "0" at all other times. TPl-_ is a "0"
during logic step 16 and a "l" at all other times. If test panel S2 is not in
position l, TP16 is a "0" and TPl-_ is a "l" at all times.
ZVA is a "I" when the data is being processed by the ZVA algorithm and a "0"
otherwise. HA is a "l" when the data is being processed by the FVA algorithm
and a "0" otherwise. Both the FVA and ZVA wires originate in the test panel.
- when this wire is a "0", an artificial data sample will be calculated for
some reason other than the normal redundancy test°
A-1
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If the L Pri wire is a "I", the data channel is a low priority channel° In
the breadboard this wire originates in a test panel switch. If the buffer
wire is a "I", the buffer is full. In the breadboard this wire originates in
a test panel switch.
si s
Examples of timing signals are 105, I0 i01 102, lOT, 6 + 7 + 882° The symbol
105 means that the wire is a "I" during logic step 105 and a "0" at all other
times° The symbol i0 i01 102 means that the wire is a "i" at all times except
logic during steps i0, i01 or 102 and a "0" during these logic steps° The
symbol l0T means that the wire is a "i" at all times that the 16-state generator
is in state I0, regardless of which path of the flow diagram is being followed,
and a "0" at all other times° The symbol 6 + 7 + 882 means that the wire is a
"I" during logic steps 6, 7, 8 or 82 and a "0" at all other times° The above
examples illustrate the various formats that describe timing Symbols.
16 State Generators
_ne "I" outputs of the four stages of the i6-state generator, locBted on board
Xa are s_bolized by 20, 21, 22 and _, while the "0" outputs are symbolized by
2°, 21,22and
Control Signals
P - the "I" side of the priority fllp flopo When this wire is a "I", the data
sample has been rejected because of low priority. P is the "0" side of the
priority flip flop.
7-11 yes is the "yes" side of the 7-11 control flip flop. If the answer to
logic step 7 or logic step ii is yes, flip flop 7-11 is set such that the 7-11
yes wire is a 'T'. 7-11 no is the zero side c_ the 7-11 flip flopo
A-2
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CFF. is the "i" output of the CFF. flip flop.
CFF. is the "0" output Gf the CFF. flip flop.
If the answer to one or more of the questious asked during logic steps 6,
5 or 2 is yes, control flip flop yes 2, 5, 6 is set such that the yes 2,
or 6 output is a "l".
If the T wire is a "I", the decisio_ to calculate an artificial data point
has been made. The logic equation for T is P'Yes 2, 5 or 6o
Register Outputs
There are severn 10-bit shift registers in the breadboard° They are registers
A, B, C, Yn' Yn' Y"n and Yo" The least significant flip flop of the shift
register is described as the 20 flip flop, the next least significaut flip
flop being the 21 flip flop, on up to the most sigmiflcant flip flop which
is called _ flip flop. When these points are described in the wiring list
and the schematics, the register name is listed first, followed by the posi-
tiom in the register. For example, the "l" output of the least significant
stage of the A register is described as A2 °, while the "0" output of the
A2 °. 26 , Y_2 9 etc.same flip flop is described as Likewise Yn '
Adder -Sub tra_ctor iSi_
m
SUB and SUB are the outputs of the adder-subtractor. To A ADD, to A ADD, to
B ADD and to B ADD are the imputs to the adder-subtractoro CARRY and CAREY
are the carry (borrow in the case of subtraction) outputs of the adder-
subtractor.
Divide Signals
-" CLOCKS are the clock pulses used in the divide operation in logic steps 9
or 13.
A-3
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Board X Signals
The definitions of the following can be found in the notes of schematic board
X.
"i0 CLOCKS"
llth PULSE
CLOCK TIME i-ii
CLOCK TIME I-ii
I_ITA READY
CLOCK TIME ll
Other Signals
NODE ALL "0" is the coumon connection of the outputs of the diode expander
gates that detect when the data in both registers Y' and Y" are all zeros°
n n
B--_O is a "0" when register B is being set equal to zero°
8, 12 + is the "i" output of the 8, 12 flip flopo 8, 12 - is the "0" output
of the 8, 12 flip flop.
Y' 0 is a "i" when register Y' is being set equal to zero°
n n
Y'--_I is a "0" when register Y' is being set equal to full scale°
n n
NODE ALL "i" is the common connection of the outputs of the diode expander
gates that detect when the data in both registers Y' and Y" are full scale°
n n
Y'--_O is a "0" when register Y' is being set equal to zero°
n n
If the wire C--_Sub is a "I", the data in the C register is applied to the
B inputs of the subtractor.
If the wire C Shift is a "I", I0 shift pulses are applied to register Co
A-4
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N _ 63 is a "i" when the state of the N counter is not 63.
A--_i is a "0" when register A is being forced to full scale o
A--_I D is A---_I delayed by two inverter stages.
A CLOCK is a "i" when register A is being shifted by I0 clocks.
A_5
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This Appendix e_tains the intercc_uectiom wiring lists for the breadboard and
the test panel. Pages B-2 through B-I_ comtain the interco_neetioms between
circuit boards in the breadboard. Page B-15 is the wiring list between board Z
in the breadboard and the test panel° Pages B-16 through B-19 comtaim the test
panel wiring lists°
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WIRING LIST
BOARD Z TO P1 &P2 C_ TEST PANEL
BGARD Z CO_N_]TOR B(_AED Z CONHECT0_
1
2
3
4
5
6
7
8
9
l0
ll
12
13
14
15
16
17
18
19
2O
21
22
2_
26
27
28
29
3O
31
32
33
P2_M
Pe-L
NC
P2-K
Pe-N
Pe-h
l_2-g
Pe-f
F2-e
F2_J
l_2-p
PI -Z
Pl-r
Pl-q
Pl-p
Pl-n
P1 -T
P1-F
PI -a
Pl-s
PI-CC
P2-i
P2-x
P2-w
P2-v
Pe-b
F2-H
Pe-J
F2-y
Pe-FF
Pe-EE
PI-C
PI-B
35
36
37
38
39
40
41
_2
45
_6
_8
50
51
52
53
55
%
57
58
59
60
61
62
63
64
65
66
PI-A
PI-D
PI-Y
PI-X
P2-DD
NC
I_2-HH
l_2-u
IF2-GG
P2-R
P2-e
P2-z
P'2-k
I_2-G
P2-t
PI-W
PI-V
PI-U
PI-E
PI-BB
P1 -AA
Pl-m
PI-S
Pl-b
P1 -t
PI-DD
PI-HH
PI-GG
Pl-z
IF2-s
Pe-a
NC
P2-F
B-15
SY'29 Jl - C
n
SY'28 Jl - B
n
SY'27 Jl - A
n
SY'26 Jl - D
n
SY'25 Jl - Y
n
SY'2 _ Jl - X
n
SY'23 Jl - W
n
SY'22 Jl - V
n 1
SY'2 Jl - U
n
SY'20 Jl - E
J1-z
n
SY"28 J1 - r
n
SY"27 Jl - q
°iSY"26 Jl - pn
sY° iJ1n
n i
s_"2siJ1 F
n
,,e2•SY } Jl-a
n
SY"21 Jl - s
n
S_"20 Jl - CC
Jl _- RB
SY°28 Jl - AA
Sy°27 Jl - m
sY°26 Jl - S
o
Sy24U Jl -t
SY°2 S Jl - DD
SY% 2 Jl - HH
SY20 Jl -z
o
U4SC669Z_
TEST PANEL W_ LIS_-I
_Q
SC2" Jl - k
SC28 Jl - G
SC2 "( Jl - c
SC2 _ Jl - u
SC2 > Jl - EE
SC24 Jl - FF
SC2 S J2 - F
SC22 J2 - a
SC21 J2 - s
SC2 U Jl - H
]32 55 J2 - M
B2 53 J2 - L
B2 48 J2 - K
B2 _7 52 -
B2 43 J2 - h
B2 40 J2 - g
B2 30 J2 - f
B2 32 J2 - e
B2 _ J2 - J
B2 ii J2 -
J2 - i
J2 - x
J2 - w
J2 - v
i
J2 - d
J2 - H
J2 - j
J2 - y
J2 - FF
J2 - EE
Ou_ Jack
o_ Jack 28
Output Jack 27
OIxt;1s_t Jack 2 6
Jack 2_
(k_ Jack 24
Jack2S
0utput Jack 22
Jack21
Outlmt Jack 20
OuterD-A-_
Output D-A-28
Output D-A-27
Output D-A-Z6
o_ut D-A-25
Out_mt D-A-2_
Ou_ D-A-2S
I_A-22
Output D-A-21
Output D-A-2 °
B-16
669_
PANEL _ LIST-2
B2 - h/_
_2 - 39
B2 - 41
B2 - 33
B2 - 3Z
B2 - 23
B2 - 22
_e Z5
2
B2 - 35
Input D-A-29
_u% _A-28
In_ D_-27
Input D-A-26
Inpu_ D-A-25
Input D-A-24
Input D-A-23
luput D-A-22
_ mA-2z
Tnput D-A-20
Sync Jack
i_ J2 G _2 Ii - i
_ s_2- is2 9 1
,_ _ 8-i
i _25 ';$2 6-1
SY2 _ _ 5_ IC
IS2 3 -I
is2 z-_
n
B1 - 29 ',,_t. i0 - 2
B1-19}$2 9-2
BZ- _!S2 8- 2
Bl - 2!$2 7- 2
Bz - z8 s2 6- 2
BZ- 3_ s2 5- 2
B1 - 53 $2 4 - 2
BI - 52 $2 3 - 2
BZ - 33!S2 2- 2
1 2Bz - l? i_ -
BI- 30!Se i0 - 3 , So-Corn, B2 - 15
B1 - II_$2 9 - 3 B2 - 16
B1 - I0 $2 8 - 3
BI- 28_'$2 7-3
B1 - h6 $2 6-3
Bz- 62sa 5- 3
B_ - 6z:sa _ - 3
_z - _5!s_ 3 - 3
BI-Z $2 2-3
BI- 9S2 1-3
B-17
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_sr _ _ LIST-3
B2 - 4,
B2- 5,
B2 - 7,
132 - 12,
B2- i0,
B2 - 63,
B2 - 62,
BF - CCM,
LP - COM,
FA - CCM,
FVA-ZVA N.O.,
FVA-ZVA N.C.,
B2 - 27
BZ - e6
B2- 6
B2- 8
B2 - 3,
B2 14
$2 - 12
B2 - 64
B2 - 25
B2 - 18
B2 - 17
B2 - 34
Be - y*
B2 - 5O
B2- 9
B2- i
B2 - 13
B2 - 66
Y' 29- 25 switches normally open
n
Y' 24 - 20 switches normally open
j 29 - 20 switches normally open
Y 29 - 25 switches normally open
O
Y 24 - 20 switches normally open
O
Y" _ - 25 switches normally open
n
Y" 2_ - 20 switches normally open
n
J2 - DD
_J2 -HH
J2 - GG
J2 - Z
J2 - k
,BI - i
_B2 - 50
$2 - ii - C0M -J2 - c
[. .... "$2-12- i
'.n_. (+5), BI - 3,
_'-I J2 t
i
- COM I J2 -
B1 - 6
S1 - CGM
S1 -N.0.
S -N.0.
O
sz-1-3
s3-1-2
s3-1-1
$3 - I-COM
:BI - 5_
B1 - 55
_I- 5
_a (+5), _ (+5), +5 aack
5.LKBUSS Y Swts
n
J2 - R
B-18
lasc_9_4
TEST PANEL WIRING LIST-4
Output D-A
Input D-A
0utlx,t Jack
Input Jack
G_ Jac_ B1 - 65, B2 - 65, O-D-A, I-9-A, nw (m_), S2-L_=2 _m_ 5,
B_'-N.C., LP-N.C., FA-N.O.,
I_A-ZVA-C CM
B-19
